TDA8360 1 2, Elektronika, elementy

[ Pobierz całość w formacie PDF ]
INTEGRATED CIRCUITS
DATA SHEET
TDA8360; TDA8361; TDA8362
Integrated PAL and PAL/NTSC TV
processors
Objective specification
File under Integrated Circuits, IC02
March 1994
Philips Semiconductors
   Philips Semiconductors
Objective specification
Integrated PAL and PAL/NTSC TV
processors
TDA8360; TDA8361; TDA8362
FEATURES
Additional features
GENERAL DESCRIPTION
Available in TDA8360, TDA8361
and TDA8362
TDA8360
The TDA8360, TDA8361 and
TDA8362 are single-chip TV
processors which contain nearly all
small signal functions that are
required for a colour television
receiver. For a complete receiver the
following circuits need to be added:
a base-band delay line (TDA4661),
a tuner and output stages for audio,
video and horizontal and vertical
deflection.
Because of the different functional
contents of the ICs the set maker can
make the optimum choice depending
on the requirements for the receiver.
·
Alignment-free PAL colour decoder
for all PAL standards, including
PAL-N and PAL-M.
·
Vision IF amplifier with high
sensitivity and good differential
gain and phase
·
Multistandard FM sound
demodulator (4.5 MHz to 6.5 MHz)
TDA8361
·
PAL/NTSC colour decoder with
automatic search system
·
Integrated chrominance trap and
bandpass filters (automatically
calibrated)
·
Source selection for external
audio/video (A/V) inputs (separate
Y/C signals can also be applied).
·
Integrated luminance delay line
·
RGB control circuit with linear RGB
inputs and fast blanking
TDA8362
·
Horizontal synchronization with two
control loops and alignment-free
horizontal oscillator without
external components
·
Multistandard vision IF circuit
(positive and negative modulation)
The TDA8360 is intended for simple
PAL receivers (all PAL standards,
including PAL-N and PAL-M are
possible).
·
PAL/NTSC colour decoder with
automatic search system
·
Vertical count-down circuit
(50/60 Hz) and vertical preamplifier
·
Source selection for external
A/V inputs (separate Y/C signals
can also be applied)
The TDA8361 contains a PAL/NTSC
decoder and has an A/V switch.
·
Low dissipation (700 mW)
·
Small amount of peripheral
components compared with
competition ICs
·
Easy interfacing with the TDA8395
(SECAM decoder) for
multistandard applications.
For real multistandard applications
the TDA8362 is available. In addition
to the extra functions which are
available in the TDA8361, the
TDA8362 can handle signals with
positive modulation and it supplies
the signals which are required for the
SECAM decoder TDA8395.
·
Only one adjustment (vision IF
demodulator)
·
The supply voltage for the ICs is
8 V. They are mounted in a shrink
DIL envelope with 52 pins and are
pin compatible.
ORDERING INFORMATION
EXTENDED TYPE
NUMBER
PACKAGE
PINS
PIN POSITION
MATERIAL
CODE
TDA8360
52
shrink DIL
plastic
SOT247AG
TDA8361
52
shrink DIL
plastic
SOT247AG
TDA8362
52
shrink DIL
plastic
SOT247AG
March 1994
2
Philips Semiconductors
Objective specification
Integrated PAL and PAL/NTSC TV
processors
TDA8360; TDA8361; TDA8362
QUICK REFERENCE DATA
SYMBOL
PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
V
P
supply voltage
7.2
8.0
8.8
V
I
P
supply current
-
80
-
mA
Input voltages
V
45,46(rms)
video IF amplifier sensitivity (RMS value)
-
70
100
m
V
V
5(rms)
sound IF amplifier sensitivity (RMS value)
-
1
-
mV
V
6(rms)
external audio input (RMS value)
TDA8361, TDA8362
-
350
-
mV
V
15(p-p)
external CVBS input (peak-to-peak value)
TDA8361, TDA8362
-
1
-
V
V
22,23,24(p
-
p)
RGB inputs (peak-to-peak value)
-
0.7
-
V
Output signals
V
O(p-p)
demodulated CVBS output
(peak-to-peak value)
-
2.4
-
V
I
47
tuner AGC control current
0
-
5
A
V
44
AFC output voltage swing
-
6
-
V
V
50(rms)
audio output voltage (RMS value)
-
700
-
mV
V
18,19,20(p-p)
RGB output signal amplitudes
(peak-to-peak value)
-
4
-
V
I
37
horizontal output current
10
-
-
mA
I
43
vertical output current
1
-
-
mA
Control voltages
V
control
control voltages for Volume, Contrast,
Saturation, Brightness, Hue and Peaking
0
-
5
V
March 1994
3
flyback
sandcastle
VRAMP
PH1LF
PH2LF
FBI/SCO
TUNE
ADJ
DEC
AGC
VOUT
XTAL1
XTAL2
AGCOUT
VFB
VSTART
HOUT
47
49
48
43
41
42
40
36
39
38
37
34
35
45
IFIN1
IFIN2
46
IF
AMPLIFIER
AGC
VERTICAL
OUTPUT
PHASE 1
PHASE 2
XTAL
OSCILLATOR
IFDEM1
2
3
DEMODULATOR
AFC AND
SAMPLE-
AND-HOLD
VERTICAL
DIVIDER
LINE
OSCILLATOR
TUNING
COLOUR
KILLERS
PHASE
DETECTOR
33
IFDEM2
DET
44
AFCOUT
30
31
R-
Y output
IFOUT
7
VIDEO
AMPLIFIER
VIDEO
IDENTIFICATION
H AND V
SEPARATION
COINCIDENCE
DETECTOR
ACC
AMPLIFIER
PAL
IDENTIFICATION
DEMODULATOR
to
TDA4661
4
B-Y output
IDENT
26
8
SAT
DEC
DIG
28
29
B-
Y
input
NOISE
DETECTOR
POWER
RESET
CHROMINANCE
BANDPASS
CLAMPS
SET
from
TDA4661
TEST
SUPPLY
MATRIX
R-Y input
AUDEEM
1
AUOUT
50
22
23
24
RIN
GIN
BIN
PREAMPLIFIER
MUTE
TRAP AND
BYPASS
Y DELAY
PEAKING
LUMINANCE
MATRIX
CLAMP
SWITCH
VOLUME
TUNING
DEC
DEM
51
21
RGBIN
LIMITER
PLL
TDA8360
PWL
OUTPUT
STAGES
18
19
20
BOUT
GOUT
ROUT
5
11
9
10
52
12
13
14
25
17
SOIF
MLA621 - 1
CVBS
INT
PEAKIN
CON
BRI
volume
control
GND2 GND1 V
P
DEC
BG
DEC
FT
Fig.1 Block diagram for TDA8360.
flayback
sandcastle
VRAMP
PH1LF
PH2LF
FBI/SCO
TUNE
ADJ
DEC
AGC
VOUT
XTAL1
XTAL2
AGCOUT
VFB
VSTART
HOUT
47
49
48
43
41
42
40
36
39
38
37
34
35
45
IFIN1
IFIN2
IF
AMPLIFIER
AGC
VERTICAL
OUTPUT
PHASE 1
PHASE 2
XTAL
OSCILLATOR
HUE
CONTROL
27
HUE
46
IFDEM1
2
3
DEMODULATOR
AFC AND
SAMPLE-
AND-HOLD
VERTICAL
DIVIDER
LINE
OSCILLATOR
TUNING
COLOUR
KILLERS
PHASE
DETECTOR
33
IFDEM2
DET
44
AFCOUT
30
31
R-Y
output
IFOUT
7
VIDEO
AMPLIFIER
VIDEO
IDENTIFICATION
H AND V
SEPARATION
COINCIDENCE
DETECTOR
ACC
AMPLIFIER
SYSTEM
MANAGER
DEMODULATOR
to
TDA4661
4
B-Y output
IDENT
26
8
SAT
DEC
DIG
28
29
B-
Y
input
NOISE
DETECTOR
POWER
RESET
CHROMINANCE
BANDPASS
CLAMPS
SET
from
TDA4661
TEST
SUPPLY
MATRIX
AUDEEM
R-Y input
1
6
EXTAU
22
23
24
AUOUT
50
VOLUME
PREAMPLIFIER
MUTE
TUNING
TRAP AND
BYPASS
Y DELAY
PEAKING
LUMINANCE
MATRIX
CLAMP
SWITCH
RIN
GIN
BIN
DEC
DEM
51
21
RGBIN
LIMITER
PLL
TDA8361
LUMINANCE
SWITCH
CHROMINANCE
SWITCH
PWL
OUTPUT
STAGES
18
19
20
BOUT
GOUT
ROUT
5
SOIF
11
9
10
52
12
13
15
14
16
25
17
MLA622 - 1
volume
control
CVBS
INT
CVBS
EXT
CHROMA
CON
BRI
GND2 GND1 V
P
PEAKIN
DEC
BG
DEC
FT
Fig.2 Block diagram for TDA8361.
[ Pobierz całość w formacie PDF ]

  • zanotowane.pl
  • doc.pisz.pl
  • pdf.pisz.pl
  • shinnobi.opx.pl