tda1575, Ham- CB Radio, Karty katalogowe

[ Pobierz całość w formacie PDF ]
INTEGRATED CIRCUITS
DATA SHEET
TDA1575T
FM front end circuit for
CENELEC EN 55020 applications
Preliminary specification
Supersedes data of October 1990
File under Integrated Circuits, IC01
April 1993
Philips Semiconductors
Preliminary specification
FM front end circuit for
CENELEC EN 55020 applications
TDA1575T
FEATURES
·
Bipolar integrated FM front end circuit, designed for use
in car radios and home receivers
·
Fulfils CENELEC EN 55020 requirements
·
Radio frequency range of
76 to 90 MHz (Japan) or
87.5 to 108 MHz (Europe, USA)
·
Low noise oscillator, buffered oscillator output
·
Double balanced mixer
·
Internal buffered mixer driving
·
Linear IF amplifier, suitable for ceramic IF filters
·
Regulated reference voltage.
QUICK REFERENCE DATA
SYMBOL
PARAMETER
MIN.
TYP.
MAX.
UNIT
V
P
supply voltage
7
8.5
10
V
I
P
supply current, without mixer
-
23
-
mA
V
REF
reference voltage output
-
4.2
-
V
Z
I
mixer input impedance
-
14
-
W
NF
noise figure of mixer
-
9
-
dB
EMF1
3rd order intermodulation
-
115
-
dB
m
V
V
OSC
oscillator buffer output signal (RMS value)
75
-
-
mV
THD
total harmonic distortion
-
-
15
-
dBC
G
v
IF gain
-
30
-
dB
NF
IF noise figure
-
6.5
-
dB
Z
I
IF input impedance
-
300
-
W
Z
O
IF output impedance
-
300
-
W
EMF2
AGC wideband threshold (RMS value)
-
17
-
mV
ORDERING INFORMATION
EXTENDED
TYPE NUMBER
PACKAGE
PINS
PIN POSITION
MATERIAL
CODE
TDA1575T
16
mini-pack
plastic
SOT109A
(1)
Note
1. SOT109-1; 1996 August 29.
April 1993
2
Philips Semiconductors
Preliminary specification
FM front end circuit for
CENELEC EN 55020 applications
TDA1575T
Coils TOKO
L1: MC-108 514 HNE-150023S14; L = 78 nH, N = 4 turns
L2: MC-111 E516 HNS-200057; L = 80 nH
L3: A119 ACS-17114 FTT
Fig.1 Block diagram and test circuit.
April 1993
3
Philips Semiconductors
Preliminary specification
FM front end circuit for
CENELEC EN 55020 applications
TDA1575T
PINNING
SYMBOL
PIN
DESCRIPTION
MIXI1
1
RF input 1 to mixer
MIXI2
2
RF input 2 to mixer
AGCI
3
HF input to automatic gain control
GND
4
ground (0 V)
V
REF
5
reference voltage output
OSCO
6
oscillator output
OSCI1
7
oscillator input 1
OSCI2
8
oscillator input 2
LO
9
buffered oscillator output
IFO
10 linear FM IF output
IFI1
11 FM IF input 1
IFI2
12 FM IF input 2
V
P
13 supply voltage (+8.5 V)
MIXO1
14 mixer output 1
MIXO2
15 mixer output 2
Fig.2 Pin configuration.
AGCO
16 automatic gain control output
LIMITING VALUES
Limiting values in accordance with the Absolute Maximum System (IEC 134).
SYMBOL
PARAMETER
MIN.
MAX.
UNIT
V
P
supply voltage (pin 13)
0
12
V
V
14, 15
voltage at mixer output
0
V
P
V
P
tot
total power dissipation
0
380
mW
T
stg
storage temperature range
-
55
+150
°
C
T
amb
operating ambient temperature range
-
40
+85
°
C
V
ESD
electrostatic handling (see note 1)
all pins except 3 and 10
-
±
2000
V
pin 3
-
+2000
V
-
-
1000
V
pin 10
-
+1500
V
-
-
2000
V
Note to the limiting values
1. Equivalent to discharging a 100 pF capacitor through a 1.5 k
W
series resistor.
April 1993
4
Philips Semiconductors
Preliminary specification
FM front end circuit for
CENELEC EN 55020 applications
TDA1575T
CHARACTERISTICS
V
P
= 8.5 V and T
amb
= +25
°
C, measurements taken in Fig.1 with f
0
= 98 MHz (EMF1) unless otherwise specified.
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
V
P
supply voltage (pin 13)
7
8.5
10
V
I
P
supply current
without mixer
16
23
30
mA
V
REF
reference voltage (pin 5)
I
5
£
3 mA
3.9
4.2
4.4
V
Mixer
I
14+15
mixer supply current (pins 14 and 15)
-
4
-
mA
V
1,2
DC voltage input (pins 1 and 2)
-
1
-
V
Z
1,2
input impedance
-
14
-
W
V
14,15
DC output voltage (pins 14 and 15)
4
-
10
V
C
14,15
output capacitance
-
13
-
pF
G
P
conversion power gain
note 1
-
14
-
dB
EMF1
IP3
3rd order intercept point
-
115
-
dB
m
V
NF
noise figure
-
9
-
dB
total noise figure
including
transforming network
-
11
-
dB
Oscillator
V
7,8
DC input voltage (pins 7 and 8)
-
1.3
-
V
V
6
DC output voltage (pin 6)
-
2.0
-
V
D
f
residual FM at pin 6
f = 300 to 15000 Hz;
de-emphasis 50
-
2.2
-
Hz
m
s
Oscillator buffered output (pin 9)
V
O
output signal (RMS value)
R
L
= 500
W
; C
L
= 2 pF 75
-
-
mV
V
9
DC output voltage
-
6
-
V
R
9
DC output resistor
-
950
-
W
THD
total harmonic distortion
-
-
15
-
dBC
f
S
spurious frequencies
EMF1 = 2 V;
R
S
= 50
-
-
37
-
dBC
;
f
OSC
= 108.7 MHz
W
Automatic gain control (AGC)
R
3
input resistance (pin 3)
-
4
-
k
W
C
3
input capacitance
-
3
-
pF
V
16
AGC output swing (DC)
Figs 3 and 4
0.5
-
V
P
-
0.3 V
I
16
output current at I
3
= 0
V
16
=
1
¤
2
V
P
-
25
-
50
-
150
m
A
output current at U
3
= 2 V
V
16
= 7 to 10 V
2
-
5
mA
EMF2
threshold (RMS value)
I
16
= 0; V
16
=
1
¤
2
V
P
;
-
17
-
mV
Figs 4 and 5
April 1993
5
[ Pobierz całość w formacie PDF ]

  • zanotowane.pl
  • doc.pisz.pl
  • pdf.pisz.pl
  • shinnobi.opx.pl